This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
projects:crazyflie2:expansionboards:index [2017-10-05 13:41] arnaud [Deck info] |
projects:crazyflie2:expansionboards:index [2018-12-18 16:04] arnaud |
||
---|---|---|---|
Line 10: | Line 10: | ||
* [[projects: | * [[projects: | ||
* [[projects: | * [[projects: | ||
- | * [[projects: | + | |
+ | [[projects: | ||
===== Mechanical architecture ===== | ===== Mechanical architecture ===== | ||
Line 36: | Line 37: | ||
{{: | {{: | ||
- | The NRF51 pins can be multiplexed with any of the available NRF51 peripheral. The STM32F405RG pins can be multiplexed with more functions, see datasheets | + | * The Crazyflie 2.0 is a 3.0V system, meaning a high output will be 3.0V but still compatible with a 3.3V system. |
+ | * VCC can supply max 100mA | ||
+ | * VCOM can supply max 1.0A | ||
+ | * All IO pins are 5V tolerant except PA5 and the NRF51 pins | ||
+ | * The NRF51 pins can be multiplexed with any of the available NRF51 peripheral. | ||
+ | * The STM32F405RG pins can be multiplexed with more functions. | ||
+ | |||
+ | For full specification | ||
===== Expansion board detection ===== | ===== Expansion board detection ===== | ||
Line 51: | Line 59: | ||
| 0xBC | 0x06 | bcDWM | UWB LPS | 3.3g | 160mA | Below/Above | [[projects: | | 0xBC | 0x06 | bcDWM | UWB LPS | 3.3g | 160mA | Below/Above | [[projects: | ||
| 0xBC | 0x08 | bcUSD | Micro-SD | 1.7g | ~30mA | Below/Above | [[projects: | | 0xBC | 0x08 | bcUSD | Micro-SD | 1.7g | ~30mA | Below/Above | [[projects: | ||
- | | 0xBC | 0x09 | bcZRanger | Z-Ranger | 1.3g | ~30mA | Below | [[projects: | + | | 0xBC | 0x09 | bcZRanger | Z-Ranger | 1.3g | ~15mA | Below | [[projects: |
| 0xBC | 0x0A | bcFlow | Flow | 1.6g | ~40mA | Below | [[projects: | | 0xBC | 0x0A | bcFlow | Flow | 1.6g | ~40mA | Below | [[projects: | ||
- | | 0xBC | 0x0B | bcOA | Obstacle Avoidance | N/A | N/A | Above | N/A | N/A | | + | | 0xBC | 0x0B | bcOA | Obstacle Avoidance | N/A | ~0.3mA | Above | N/A | N/A | |
+ | | 0xBC | 0x0C | bcMultiranger | Multi-ranger | N/A | ~90mA (depending on mode) | Above | N/A | N/A | | ||
+ | | 0xBC | 0x0D | bcMocap | Mocap marker deck | N/A | 0mA | Above | N/A | N/A | | ||
+ | | 0xBC | 0x0E | bcZRanger2 | Z-Ranger v2 | 1.3g | ~15mA | Below | N/A | N/A | | ||
+ | | 0xBC | 0x0F | bcFlow2 | Flow v2 | 1.6g | ~40mA | Below | N/A | N/A | | ||
+ | | 0xBC | 0x10 | bcLighthouse4 | Lighthouse-4 | 2.7g | ~40mA | Above | N/A | N/A | | ||
===== Deck pin allocation ===== | ===== Deck pin allocation ===== | ||
- | Below is a table showing which pins each deck uses. The table also contains information about boards that are not released yet, these are subject to change. Assignments in parenthesis are connected | + | Below is a table showing which pins each deck uses. The table also contains information about boards that are not released yet, these are subject to change. |
+ | |||
+ | Assignments in parenthesis are unconnected but connectable | ||
| | | | ||
Line 69: | Line 85: | ||
| bcZRanger | | | X | X | | //(X)// | | | | | | | | | | VCC | | | bcZRanger | | | X | X | | //(X)// | | | | | | | | | | VCC | | ||
| bcFlow | | | X | X | | //(X)// | X | | | | X | X | X | | | VCC | | | bcFlow | | | X | X | | //(X)// | X | | | | X | X | X | | | VCC | | ||
+ | | bcOA | | | X | X | | | | | | | | | | | | VCC | | ||
+ | | bcMultiranger | | | X | X | | | | | | | | | | | | VCOM | | ||
+ | | bcMocap | | | | | | //(X)// | //(X)// | | | | | | | | | N/A | | ||
+ | | bcLighthouse4 | X | X | X | X | | | | | | | | | | | | N/A | | ||
+ |